<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>3D IC on KAD</title>
    <link>https://www.kad8.com/tags/3d-ic/</link>
    <description>Recent content in 3D IC on KAD</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en</language>
    <copyright>© 2026 </copyright>
    <lastBuildDate>Tue, 07 Jul 2026 19:49:41 +0800</lastBuildDate><atom:link href="https://www.kad8.com/tags/3d-ic/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Huawei Tau Scaling V2 Explained: Is the Semiconductor Industry Entering the Tau Era?</title>
      <link>https://www.kad8.com/hardware/huawei-tau-scaling-v2-explained-is-the-semiconductor-industry-entering-the-tau-era/</link>
      <pubDate>Tue, 07 Jul 2026 19:49:41 +0800</pubDate>
      
      <guid>https://www.kad8.com/hardware/huawei-tau-scaling-v2-explained-is-the-semiconductor-industry-entering-the-tau-era/</guid>
      <description>&lt;blockquote&gt;
&lt;p&gt;Huawei Tau Scaling V2 Explained: Is the Semiconductor Industry Entering the Tau Era?&lt;/p&gt;&lt;/blockquote&gt;
&lt;p&gt;For more than six decades, the semiconductor industry has been guided by a single principle: smaller process nodes mean better chips. Progress has traditionally been measured by shrinking transistors—from 90nm to 7nm, then 5nm, 3nm, and now 2nm—with each generation promising higher performance and greater efficiency.&lt;/p&gt;</description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://www.kad8.com/hardware/huawei-tau-scaling-v2-explained-is-the-semiconductor-industry-entering-the-tau-era/featured-Huawei_Tau_Scaling_Theory_V2.jpeg" />
    </item>
    
  </channel>
</rss>
