<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>DPU on KAD</title>
    <link>https://www.kad8.com/tags/dpu/</link>
    <description>Recent content in DPU on KAD</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en</language>
    <copyright>© 2026 </copyright>
    <lastBuildDate>Wed, 26 Aug 2026 01:06:02 +0800</lastBuildDate><atom:link href="https://www.kad8.com/tags/dpu/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>NVIDIA Scale-In: The Fifth Pillar of the AI Factory</title>
      <link>https://www.kad8.com/ai/nvidia-scale-in-the-fifth-pillar-of-the-ai-factory/</link>
      <pubDate>Wed, 26 Aug 2026 01:06:02 +0800</pubDate>
      
      <guid>https://www.kad8.com/ai/nvidia-scale-in-the-fifth-pillar-of-the-ai-factory/</guid>
      <description>&lt;blockquote&gt;
&lt;p&gt;NVIDIA Scale-In: The Fifth Pillar of the AI Factory&lt;/p&gt;&lt;/blockquote&gt;
&lt;p&gt;For more than a decade, cloud data centers were built around a straightforward principle: pool general-purpose compute, storage, and networking resources, then allocate them dynamically through software. That architecture powered the growth of the internet, mobile applications, and modern cloud computing.&lt;/p&gt;</description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://www.kad8.com/ai/nvidia-scale-in-the-fifth-pillar-of-the-ai-factory/featured-NVIDIA_Scale-In_architecture.jpeg" />
    </item>
    
    <item>
      <title>CPU vs GPU vs NPU vs DPU: The 2026 Compute Battle</title>
      <link>https://www.kad8.com/hardware/cpu-vs-gpu-vs-npu-vs-dpu-the-2026-compute-battle/</link>
      <pubDate>Sun, 16 Aug 2026 16:27:28 +0800</pubDate>
      
      <guid>https://www.kad8.com/hardware/cpu-vs-gpu-vs-npu-vs-dpu-the-2026-compute-battle/</guid>
      <description>&lt;blockquote&gt;
&lt;p&gt;CPU vs GPU vs NPU vs DPU: The 2026 Compute Battle&lt;/p&gt;&lt;/blockquote&gt;
&lt;p&gt;Modern AI infrastructure is no longer defined by a single dominant processor.&lt;/p&gt;</description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://www.kad8.com/hardware/cpu-vs-gpu-vs-npu-vs-dpu-the-2026-compute-battle/featured-Woman_presenting_technology_datacenter.jpeg" />
    </item>
    
    <item>
      <title>6 ns Hardware Timer: IEEE TC Breakthrough for RDMA and DPU</title>
      <link>https://www.kad8.com/network/6-ns-hardware-timer-ieee-tc-breakthrough-for-rdma-and-dpu/</link>
      <pubDate>Thu, 30 Apr 2026 16:47:53 +0800</pubDate>
      
      <guid>https://www.kad8.com/network/6-ns-hardware-timer-ieee-tc-breakthrough-for-rdma-and-dpu/</guid>
      <description>&lt;blockquote&gt;
&lt;p&gt;6 ns Hardware Timer: IEEE TC Breakthrough for RDMA and DPU&lt;/p&gt;&lt;/blockquote&gt;


&lt;h2 class=&#34;relative group&#34;&gt;🔍 Overview 
    &lt;div id=&#34;-overview&#34; class=&#34;anchor&#34;&gt;&lt;/div&gt;
    
    &lt;span
        class=&#34;absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100&#34;&gt;
        &lt;a class=&#34;group-hover:text-primary-300 dark:group-hover:text-neutral-700&#34;
            style=&#34;text-decoration-line: none !important;&#34; href=&#34;#-overview&#34; aria-label=&#34;Anchor&#34;&gt;#&lt;/a&gt;
    &lt;/span&gt;        
    
&lt;/h2&gt;
&lt;p&gt;Timers are often treated as low-level utilities, yet in high-speed networking they are foundational to scheduling, retransmission, congestion control, and flow management. As RDMA, SmartNICs, and programmable data planes push toward nanosecond-level precision, traditional timer designs—especially software-based approaches—have become a critical bottleneck.&lt;/p&gt;</description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://www.kad8.com/network/6-ns-hardware-timer-ieee-tc-breakthrough-for-rdma-and-dpu/featured-New_hardware_timer_achieves_6_ns.jpeg" />
    </item>
    
  </channel>
</rss>
