<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>IDT on KAD</title>
    <link>https://www.kad8.com/tags/idt/</link>
    <description>Recent content in IDT on KAD</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en</language>
    <copyright>© 2026 </copyright>
    <lastBuildDate>Sun, 16 Aug 2026 21:33:20 +0800</lastBuildDate><atom:link href="https://www.kad8.com/tags/idt/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>x86 BIOS Interrupts: IDT, Interrupt Gates, and ISR Execution</title>
      <link>https://www.kad8.com/software/x86-bios-interrupts-idt-interrupt-gates-and-isr-execution/</link>
      <pubDate>Sun, 16 Aug 2026 21:33:20 +0800</pubDate>
      
      <guid>https://www.kad8.com/software/x86-bios-interrupts-idt-interrupt-gates-and-isr-execution/</guid>
      <description>&lt;blockquote&gt;
&lt;p&gt;x86 BIOS Interrupts: IDT, Interrupt Gates, and ISR Execution&lt;/p&gt;&lt;/blockquote&gt;
&lt;p&gt;Interrupt handling is one of the fundamental mechanisms connecting the x86 processor with hardware, software, and exceptional execution conditions. In BIOS and low-level firmware development, understanding interrupts requires more than knowing how to invoke an &lt;code&gt;INT&lt;/code&gt; instruction: developers must understand interrupt vectors, descriptor tables, privilege checks, CPU-generated stack frames, and the transition into and out of interrupt service routines.&lt;/p&gt;</description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://www.kad8.com/software/x86-bios-interrupts-idt-interrupt-gates-and-isr-execution/featured-Diagram_illustrating_x86_BIOS_interrupts.jpeg" />
    </item>
    
  </channel>
</rss>
