<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>LogicFolding on KAD</title>
    <link>https://www.kad8.com/tags/logicfolding/</link>
    <description>Recent content in LogicFolding on KAD</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en</language>
    <copyright>© 2026 </copyright>
    <lastBuildDate>Mon, 07 Sep 2026 20:58:42 +0800</lastBuildDate><atom:link href="https://www.kad8.com/tags/logicfolding/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Huawei Kirin 9050 Pro Brings 3D LogicFolding to Mate XT2</title>
      <link>https://www.kad8.com/hardware/huawei-kirin-9050-pro-brings-3d-logicfolding-to-mate-xt2/</link>
      <pubDate>Mon, 07 Sep 2026 20:58:42 +0800</pubDate>
      
      <guid>https://www.kad8.com/hardware/huawei-kirin-9050-pro-brings-3d-logicfolding-to-mate-xt2/</guid>
      <description>&lt;blockquote&gt;
&lt;p&gt;Huawei Kirin 9050 Pro Brings 3D LogicFolding to Mate XT2&lt;/p&gt;&lt;/blockquote&gt;
&lt;p&gt;Huawei has introduced the &lt;strong&gt;Kirin 9050 Pro&lt;/strong&gt;, its latest flagship mobile processor and the silicon platform powering the company&amp;rsquo;s &lt;strong&gt;Mate XT2 tri-fold smartphone&lt;/strong&gt;, with a starting price of ¥19,999 RMB.&lt;/p&gt;</description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://www.kad8.com/hardware/huawei-kirin-9050-pro-brings-3d-logicfolding-to-mate-xt2/featured-Huawei-Kirin-9050.jpeg" />
    </item>
    
    <item>
      <title>Huawei Tau Scaling: How LogicFolding Targets Chip Power and Heat</title>
      <link>https://www.kad8.com/hardware/huawei-tau-scaling-how-logicfolding-targets-chip-power-and-heat/</link>
      <pubDate>Sat, 05 Sep 2026 18:38:56 +0800</pubDate>
      
      <guid>https://www.kad8.com/hardware/huawei-tau-scaling-how-logicfolding-targets-chip-power-and-heat/</guid>
      <description>&lt;blockquote&gt;
&lt;p&gt;Huawei Tau Scaling: How LogicFolding Targets Chip Power and Heat&lt;/p&gt;&lt;/blockquote&gt;
&lt;p&gt;Huawei semiconductor executive He Tingbo has published a new paper addressing one of the most obvious challenges surrounding the company&amp;rsquo;s proposed &lt;strong&gt;Tau (τ) scaling law&lt;/strong&gt;: thermal management.&lt;/p&gt;</description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://www.kad8.com/hardware/huawei-tau-scaling-how-logicfolding-targets-chip-power-and-heat/featured-Transistors_folding_in_architecture.jpeg" />
    </item>
    
    <item>
      <title>Huawei Tau Scaling V2 Explained: Is the Semiconductor Industry Entering the Tau Era?</title>
      <link>https://www.kad8.com/hardware/huawei-tau-scaling-v2-explained-is-the-semiconductor-industry-entering-the-tau-era/</link>
      <pubDate>Tue, 07 Jul 2026 19:49:41 +0800</pubDate>
      
      <guid>https://www.kad8.com/hardware/huawei-tau-scaling-v2-explained-is-the-semiconductor-industry-entering-the-tau-era/</guid>
      <description>&lt;blockquote&gt;
&lt;p&gt;Huawei Tau Scaling V2 Explained: Is the Semiconductor Industry Entering the Tau Era?&lt;/p&gt;&lt;/blockquote&gt;
&lt;p&gt;For more than six decades, the semiconductor industry has been guided by a single principle: smaller process nodes mean better chips. Progress has traditionally been measured by shrinking transistors—from 90nm to 7nm, then 5nm, 3nm, and now 2nm—with each generation promising higher performance and greater efficiency.&lt;/p&gt;</description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://www.kad8.com/hardware/huawei-tau-scaling-v2-explained-is-the-semiconductor-industry-entering-the-tau-era/featured-Huawei_Tau_Scaling_Theory_V2.jpeg" />
    </item>
    
  </channel>
</rss>
