<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Memory Tiering on KAD</title>
    <link>https://www.kad8.com/tags/memory-tiering/</link>
    <description>Recent content in Memory Tiering on KAD</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en</language>
    <copyright>© 2026 </copyright>
    <lastBuildDate>Tue, 14 Jul 2026 23:33:50 +0800</lastBuildDate><atom:link href="https://www.kad8.com/tags/memory-tiering/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Meta Vistara: Reusing DDR4 Memory with CXL at Hyperscale</title>
      <link>https://www.kad8.com/hardware/meta-vistara-reusing-ddr4-memory-with-cxl-at-hyperscale/</link>
      <pubDate>Tue, 14 Jul 2026 23:33:50 +0800</pubDate>
      
      <guid>https://www.kad8.com/hardware/meta-vistara-reusing-ddr4-memory-with-cxl-at-hyperscale/</guid>
      <description>&lt;blockquote&gt;
&lt;p&gt;Meta Vistara: Reusing DDR4 Memory with CXL at Hyperscale&lt;/p&gt;&lt;/blockquote&gt;
&lt;p&gt;For years, data center optimization has focused primarily on compute, storage, and networking. Yet one increasingly critical bottleneck has emerged across hyperscale infrastructure: memory capacity.&lt;/p&gt;</description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://www.kad8.com/hardware/meta-vistara-reusing-ddr4-memory-with-cxl-at-hyperscale/featured-Meta_Vistara_reuses_DDR4_memory.jpeg" />
    </item>
    
  </channel>
</rss>
