<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>PCIe Switch on KAD</title>
    <link>https://www.kad8.com/tags/pcie-switch/</link>
    <description>Recent content in PCIe Switch on KAD</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en</language>
    <copyright>© 2026 </copyright>
    <lastBuildDate>Sun, 07 Jun 2026 14:42:01 +0800</lastBuildDate><atom:link href="https://www.kad8.com/tags/pcie-switch/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>T-Head Panmai 920: China&#39;s First 400G Smart NIC with PCIe Switch</title>
      <link>https://www.kad8.com/network/t-head-panmai-920-chinas-first-400g-smart-nic-with-pcie-switch/</link>
      <pubDate>Sun, 07 Jun 2026 14:42:01 +0800</pubDate>
      
      <guid>https://www.kad8.com/network/t-head-panmai-920-chinas-first-400g-smart-nic-with-pcie-switch/</guid>
      <description>&lt;blockquote&gt;
&lt;p&gt;T-Head Panmai 920: China&amp;rsquo;s First 400G Smart NIC with PCIe Switch&lt;/p&gt;&lt;/blockquote&gt;
&lt;p&gt;As large-scale AI training and inference workloads continue to grow, network communication has become one of the most significant bottlenecks limiting cluster-scale computing performance. High-bandwidth, low-latency interconnects are now critical components of modern AI infrastructure, especially in deployments consisting of thousands or even tens of thousands of accelerators.&lt;/p&gt;</description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://www.kad8.com/network/t-head-panmai-920-chinas-first-400g-smart-nic-with-pcie-switch/featured-T-Head_Panmai_920_Smart_NIC.jpeg" />
    </item>
    
  </channel>
</rss>
