<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Server Memory on KAD</title>
    <link>https://www.kad8.com/tags/server-memory/</link>
    <description>Recent content in Server Memory on KAD</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en</language>
    <copyright>© 2026 </copyright>
    <lastBuildDate>Tue, 22 Sep 2026 18:13:02 +0800</lastBuildDate><atom:link href="https://www.kad8.com/tags/server-memory/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Understanding CXL Part 2: System Networking and Memory Ecosystem</title>
      <link>https://www.kad8.com/hardware/understanding-cxl-part-2-system-networking-and-memory-ecosystem/</link>
      <pubDate>Tue, 22 Sep 2026 18:13:02 +0800</pubDate>
      
      <guid>https://www.kad8.com/hardware/understanding-cxl-part-2-system-networking-and-memory-ecosystem/</guid>
      <description>&lt;blockquote&gt;
&lt;p&gt;Understanding CXL Part 2: System Networking and Memory Ecosystem&lt;/p&gt;&lt;/blockquote&gt;
&lt;p&gt;&lt;strong&gt;📋 Summary:&lt;/strong&gt; Compute Express Link (CXL) has evolved from a direct CPU-to-memory expansion interface into a broader system-level interconnect technology. CXL 1.1 focused on single-host memory expansion, CXL 2.0 introduced switching and memory pooling, while CXL 3.x expands the architecture toward multi-host coherency and large-scale fabric networking. This article examines that evolution, the CXL product ecosystem, memory-vendor strategies, controller and switch silicon, and the practical limitations of CXL deployment.&lt;/p&gt;</description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://www.kad8.com/hardware/understanding-cxl-part-2-system-networking-and-memory-ecosystem/featured-Compute_Express_Link_evolution.jpeg" />
    </item>
    
    <item>
      <title>MRDIMM Explained: DDR5 Multiplexed Rank Memory for Servers</title>
      <link>https://www.kad8.com/storage/mrdimm-explained-ddr5-multiplexed-rank-memory-for-servers/</link>
      <pubDate>Tue, 25 Aug 2026 10:59:29 +0800</pubDate>
      
      <guid>https://www.kad8.com/storage/mrdimm-explained-ddr5-multiplexed-rank-memory-for-servers/</guid>
      <description>&lt;blockquote&gt;
&lt;p&gt;MRDIMM Explained: DDR5 Multiplexed Rank Memory for Servers&lt;/p&gt;&lt;/blockquote&gt;
&lt;p&gt;&lt;strong&gt;Multiplexed Rank DIMM (MRDIMM)&lt;/strong&gt; is a high-bandwidth server memory technology designed to address one of the major bottlenecks in modern CPU platforms: insufficient memory bandwidth.&lt;/p&gt;</description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://www.kad8.com/storage/mrdimm-explained-ddr5-multiplexed-rank-memory-for-servers/featured-MRDIMM_DDR5_memory_module_visualization.jpeg" />
    </item>
    
  </channel>
</rss>
