<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>TriCore on KAD</title>
    <link>https://www.kad8.com/tags/tricore/</link>
    <description>Recent content in TriCore on KAD</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en</language>
    <copyright>© 2026 </copyright>
    <lastBuildDate>Tue, 15 Sep 2026 00:12:07 +0800</lastBuildDate><atom:link href="https://www.kad8.com/tags/tricore/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Infineon Adds RISC-V to AURIX: Why Three CPU Architectures?</title>
      <link>https://www.kad8.com/hardware/infineon-adds-risc-v-to-aurix-why-three-cpu-architectures/</link>
      <pubDate>Tue, 15 Sep 2026 00:12:07 +0800</pubDate>
      
      <guid>https://www.kad8.com/hardware/infineon-adds-risc-v-to-aurix-why-three-cpu-architectures/</guid>
      <description>&lt;blockquote&gt;
&lt;p&gt;Infineon Adds RISC-V to AURIX: Why Three CPU Architectures?&lt;/p&gt;&lt;/blockquote&gt;
&lt;p&gt;At Hot Chips 2026, Infineon outlined how it plans to bring RISC-V into automotive computing, particularly as vehicle electrical/electronic (E/E) architectures transition from domain controllers toward zonal control units and centralized computing.&lt;/p&gt;</description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://www.kad8.com/hardware/infineon-adds-risc-v-to-aurix-why-three-cpu-architectures/featured-Processor_architectures_in_automotive.jpeg" />
    </item>
    
  </channel>
</rss>
