Skip to main content

AMD Wins Big in Datacenters as Smartphone Market Slumps

·384 words·2 mins
AMD DataCenter EPYC Lisa Su TSMC Zen 6 AI Hardware
Table of Contents

Lisa Su is Beaming! AMD Hits the Datacenter Jackpot as the Smartphone Market Slumps

As smartphones falter, AMD emerges as the big winner. The slump in mobile demand has freed up TSMC’s 4nm and 5nm wafer capacity, allowing AMD to ramp up EPYC and Instinct shipments and dominate the datacenter market.


💾 The Memory Squeeze: Why Budget Phones are “Dead”
#

High memory and storage costs have crushed the budget smartphone market:

  • Memory Costs: Now account for 35% of the bill of materials (BOM) for entry-level phones.
  • Storage Costs: Flash memory chips contribute another 19%.
  • Total Impact: Memory and storage now consume 54% of a budget phone’s production budget.

This financial squeeze has rendered the budget phone era essentially over.


📈 Mobile Pain, AMD’s Gain: Snatching TSMC’s 4nm/5nm Wafers
#

Qualcomm and MediaTek cut wafer orders by 20,000–30,000 per month due to falling smartphone demand—equivalent to 15–20 million chips. AMD seized this freed-up foundry capacity:

  • EPYC Genoa (5nm) and EPYC Turin (4nm) now dominate production lines.
  • Process Note: Zen 5 CPUs are codenamed Turin, not “Turing.”
  • With AI workloads driving demand for high-performance CPUs alongside GPUs, AMD server chips are flying off the shelves.

💹 Q1 2026: AMD Outpaces Intel in Datacenter Revenue
#

AMD’s Q1 2026 financials highlight the shift:

Metric AMD Datacenter Intel Datacenter
Revenue $5.8B $5.1B
YoY Growth +57% +22%

Datacenter now represents over 50% of AMD’s total revenue, fueled by EPYC and Instinct shipments.


🎯 Dr. Lisa Su Confirms the Shift
#

During the earnings call, CEO Dr. Lisa Su highlighted:

  • Strong shipment volumes and high ASPs for both Turin and Genoa CPUs.
  • Genoa’s 5nm node still excels with exceptional power efficiency, near-perfect yields, and a great performance-to-cost ratio.
  • Enterprise customers increasingly demand tailored, workload-optimized silicon.

Tailored Silicon: The New Strategy for EPYC
#

AMD’s strategy is moving beyond one-size-fits-all server CPUs:

  • Segmentation: EPYC chips are customized for specific workloads, power envelopes, costs, and AI tasks.
  • Zen 6 “Venice”: General-purpose server CPU with up to 256 cores for maximum compute density.
  • Zen 6 “Verona”: Optimized for AI infrastructure workloads.

💡 AMD is taking enterprise CPU customization to an industrial scale, rivaling Intel’s historical custom Xeon efforts.

With mobile demand waning and TSMC’s manufacturing lines fully available, AMD is in an enviable position—dominant in datacenters and primed for the AI era.

Related

AMD Says AI Boom Is Driving CPU and GPU Demand Together
·960 words·5 mins
AMD Lisa Su Agentic AI EPYC Instinct Server CPU AI Infrastructure GPU Data Center Intel
AMD EPYC Venice Leak: Zen 6 Powers Into 2nm Servers
·483 words·3 mins
AMD EPYC Zen 6 Server CPUs Data Center
AMD Zen 6 Architecture Revealed: 2nm, New Cores, Major Redesign
·691 words·4 mins
AMD Zen 6 CPU Architecture EPYC Ryzen