Intel Nova Lake Xeon E May Drop Hybrid Cores for W980
Intel’s upcoming Nova Lake-based Xeon E processors may take a different approach to CPU architecture from the company’s consumer desktop lineup. According to hardware leaker Jaykihn, the edge-computing series will reportedly offer processors with either Performance cores (P-cores) or Efficient cores (E-cores), rather than combining both core types in a single chip.
The leaked lineup includes up to 16 P-cores or 32 E-cores, with no hybrid configurations and no Low-Power Efficient cores (LP-E). The same reports identify Intel’s W980 chipset as the intended workstation platform, with support for ECC memory, Intel vPro, and up to 48 PCIe lanes.
The information remains unconfirmed by Intel. The latest core-configuration claims appeared on October 16, 2026, while many W980 platform specifications originated in an earlier leak covering Intel’s 900-series chipsets.
🧩 1. Intel Reportedly Separates Xeon E into Pure P-Core and E-Core Designs #
According to Jaykihn’s latest disclosures, the Nova Lake Xeon E family will target edge computing with a different core-configuration strategy from consumer Nova Lake-S desktop processors.
Instead of mixing P-cores and E-cores, each reported Xeon E model will use a single core type. The leaked configurations divide into two product groups.
Reported P-core configurations #
| Configuration | Core count |
|---|---|
| Entry-level P-core model | 4 |
| P-core model | 6 |
| P-core model | 8 |
| Higher-core-count P-core model | 12 |
| Top P-core model | 16 |
Reported E-core configurations #
| Configuration | Core count |
|---|---|
| Entry-level E-core model | 4 |
| E-core model | 8 |
| E-core model | 16 |
| Top E-core model | 32 |
The maximum configurations would therefore be 16 P-cores or 32 E-cores, depending on the product selected. The leak also indicates that the series will omit LP-E cores.
These figures describe the rumored product lineup, not confirmed retail specifications. Intel has not announced the individual SKUs, clock frequencies, power limits, or final core configurations.
Why avoid a hybrid design? #
Intel’s consumer processors increasingly combine different core types to balance responsiveness, multithreaded throughput, and power efficiency. P-cores are designed for high-performance workloads, while E-cores provide additional throughput with a different balance of performance and power consumption.
For some edge deployments, however, a single core type may simplify processor selection and workload scheduling. A system designed around consistently high-performance cores may prioritize predictable compute resources, while a highly parallel application may benefit from a larger number of efficient cores.
These are potential advantages rather than proven outcomes for Nova Lake Xeon E. The actual performance, power efficiency, and software implications will depend on Intel’s final implementation.
⚙️ 2. Hybrid Configurations May Remain Exclusive to Nova Lake-S #
Jaykihn reportedly clarified that customers seeking hybrid processors should choose regular Nova Lake-S desktop CPUs instead.
This suggests that Intel could separate its consumer and edge-computing product strategies within the broader Nova Lake generation.
| Product family | Reported core strategy | Primary positioning |
|---|---|---|
| Nova Lake-S | Hybrid P-core and E-core architecture, with LP-E configurations expected on selected models | Consumer desktop computing |
| Nova Lake Xeon E | Pure P-core or pure E-core configurations; no LP-E | Edge computing and professional deployments |
The distinction does not mean Intel is abandoning hybrid architecture across Nova Lake. The reported change applies specifically to the Xeon E product family.
There is precedent for this approach. Intel’s Bartlett Lake processors for edge computing use P-cores exclusively, with configurations reaching 12 P-cores. That differs from the corresponding consumer desktop products, which combine performance and efficiency cores.
Nova Lake Xeon E could extend this strategy by offering both P-core-only and E-core-only options, allowing system builders to select a processor configuration suited to their workload.
For related coverage of the upcoming desktop platform, see KAD8’s analysis of the Nova Lake-S processor and 900-series chipset leaks.
🖥️ 3. Intel W980: A Workstation-Oriented Platform #
The W980 chipset is reportedly intended to support the Nova Lake Xeon E lineup. Its leaked feature set places it in the workstation segment, with an emphasis on memory reliability, expansion bandwidth, and platform management.
The core configuration leak and the W980 specifications should be distinguished: the Xeon E core counts were reported in October 2026, while the broader 900-series chipset specifications appeared in an earlier leak.
Reported W980 chipset specifications #
| Feature | Leaked specification |
|---|---|
| Platform | Intel 900-series workstation chipset |
| Processor socket | LGA 1954, according to the platform leak |
| Memory | DDR5 with ECC support |
| Management | Intel vPro support |
| Total PCIe lanes | Up to 48 |
| PCIe 5.0 lanes from chipset | 12 |
| PCIe 4.0 lanes from chipset | 12 |
| CPU-chipset interface | DMI 5.0 x4 |
| Theoretical DMI bandwidth | Approximately 128 Gbps, unidirectional |
| Processor-connected USB4/Thunderbolt 4 | Up to two 40 Gbps ports, according to the leak |
| CPU-connected graphics slot | PCIe 5.0 x16, with possible x8/x8 bifurcation |
| CPU-connected M.2 storage | Two reported PCIe 5.0-capable slots |
These specifications remain preliminary and should not be treated as an official Intel platform specification.
ECC memory and vPro #
Error-Correcting Code (ECC) memory can detect and correct certain memory errors, making it useful in systems where data integrity and sustained operation are important.
Intel vPro provides a set of business-oriented platform capabilities, including management and security features. Its availability can depend on the processor, chipset, firmware, and system implementation.
Together, ECC memory support and vPro positioning would make W980 suitable for workstation and managed edge deployments where reliability and remote administration matter alongside raw computing performance.
More expansion bandwidth #
The leaked W980 configuration includes up to 48 PCIe lanes, with 12 PCIe 5.0 lanes and 12 PCIe 4.0 lanes provided by the chipset.
The DMI 5.0 x4 connection links the chipset to the processor. At the signaling rates associated with PCIe 5.0, a four-lane interface offers approximately 16 GB/s of theoretical bandwidth in one direction, equivalent to roughly 128 Gbps before higher-level overheads.
This link matters because devices connected through the chipset share its uplink to the CPU. The available bandwidth can therefore influence performance when multiple high-speed devices operate simultaneously.
The platform leak also describes two processor-connected USB4 or Thunderbolt 4 ports, a PCIe 5.0 x16 graphics slot that can be split into x8/x8 configurations, and two CPU-connected M.2 slots capable of PCIe 5.0 operation.
If accurate, these features would provide workstation builders with considerable flexibility for graphics, NVMe storage, and high-speed peripherals.
🏭 4. What Pure-Core Xeon E Processors Could Mean for Edge Computing #
Edge-computing systems serve workloads close to where data is generated, rather than sending every operation to a centralized cloud. Examples include industrial automation, machine vision, telecommunications equipment, local analytics, and certain AI inference deployments.
These applications do not all have identical requirements.
P-core-only models #
Models with up to 16 P-cores could appeal to applications that prioritize high per-core performance or run workloads with substantial serial components.
Potential uses include industrial control applications, latency-sensitive processing, and edge software that benefits from stronger individual cores. Actual suitability will depend on the processors’ clock rates, memory behavior, power limits, and software characteristics.
E-core-only models #
Models with up to 32 E-cores could be aimed at workloads that scale effectively across many threads, particularly where compute density and power efficiency matter.
Examples could include parallel data processing, network services, and consolidated edge workloads. More cores do not automatically guarantee better performance, however; the size and behavior of each core, memory bandwidth, and application parallelism all remain important.
Why one core type per processor might help #
Using a single core type could simplify some software deployment and scheduling decisions because every core of that type follows the same broad performance model.
However, a homogeneous core configuration is not automatically more efficient or easier to manage in every case. Hybrid scheduling can be effective when software can place latency-sensitive work on faster cores and background work on more efficient cores.
The architectural choice therefore reflects a trade-off, not a universal advantage. Intel’s final specifications and independent benchmarks will be needed to establish how the different Xeon E options compare.
🔍 5. Specifications, Launch Timing, and Availability Remain Unconfirmed #
Although the leaks provide a tentative picture of the core configurations and platform, several important details remain unknown.
| Item | Current status |
|---|---|
| P-core and E-core configurations | Reported by Jaykihn, not confirmed by Intel |
| LP-E exclusion | Reported, not confirmed |
| W980 chipset specifications | Based on earlier platform leaks |
| CPU frequencies | Not disclosed |
| Power consumption | Not disclosed |
| Product names and retail SKUs | Not officially announced |
| Launch schedule | Unconfirmed |
| Performance and power-efficiency results | No validated retail-product benchmarks |
The chipset information is more detailed than the processor information, but both should still be treated as leaks. Platform features can change during development, and early reports do not guarantee that every listed feature will appear on final retail products.
The same applies to launch timing. Intel has not provided an official release date for Nova Lake Xeon E in the information discussed here.
✅ 6. Conclusion #
Intel’s next-generation Nova Lake Xeon E processors may adopt a different architecture from the company’s consumer desktop CPUs. According to current leaks, the edge-focused lineup will offer pure P-core models with up to 16 cores and pure E-core models with up to 32 cores, without combining the two types or including LP-E cores.
The accompanying W980 platform is reportedly designed for workstation deployments, with ECC memory, vPro management, up to 48 PCIe lanes, and support for high-speed graphics and storage devices.
If these specifications hold, Intel could provide edge-system builders with a clearer choice between high-performance core configurations and higher-core-count efficiency designs.
For now, the central story is the reported separation of the Xeon E and consumer Nova Lake strategies. Intel’s final specifications, platform capabilities, and launch schedule will determine whether this approach delivers practical advantages for workstation and edge-computing deployments.