↓Skip to main content
KAD

Chip Design

Huawei Tau Scaling: How LogicFolding Targets Chip Power and Heat
·3861 words·19 mins
Huawei Kirin Tau Scaling Law LogicFolding 3D Integration Semiconductors Hybrid Bonding Chip Design STCO
Huawei Tau Scaling V2 Explained: Is the Semiconductor Industry Entering the Tau Era?
·1414 words·7 mins
Huawei Tau Scaling Semiconductors LogicFolding 3D IC AI Chips Chip Design HiSilicon Post-Moore Era Advanced Packaging
Huawei's Tau Scaling Theory V2 Introduces an Engineering Roadmap Beyond Moore's Law
·1174 words·6 mins
Huawei Semiconductors Moore's Law Chip Design Electronic Systems AI Hardware System Architecture Research
Huawei’s τ Law: Rethinking Chip Scaling Beyond Moore’s Law
·1245 words·6 mins
Huawei Semiconductor Moore's Law Chip Design EDA 3D Packaging AI Infrastructure Logic Folding HBM Computer Architecture
What Is Huawei’s Tau Law? Rethinking Semiconductor Evolution Beyond Moore’s Law
·1497 words·8 mins
Huawei Semiconductors Moore's Law Tau Law Chip Design High-NA EUV Logic Folding EDA AI Chips Kirin Integrated Circuits Semiconductor Manufacturing
TSMC A16 Node Explained: Backside Power and Angstrom Era
·717 words·4 mins
Tsmc Semiconductor Process Node Backside Power Delivery Nanosheet HPC AI Chips Chip Design
Intel 18A-P Explained: 18% Power Reduction Without Shrinking the Node
·770 words·4 mins
Intel 18A Semiconductor Process Technology Chip Design Foundry
AI Chip Design Startup Cognichip Raises $60M to Disrupt Semiconductors
·588 words·3 mins
AI Semiconductors Chip Design Startups EDA
Static Timing Analysis (STA) Explained: Mastering Slack in VLSI
·537 words·3 mins
VLSI STA Timing Analysis EDA Chip Design
Tesla and Intel 18A: Inside the TeraFab AI Chip Strategy
·623 words·3 mins
Semiconductors Intel Tesla AI Chips Foundry Chip Design Advanced Packaging